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Abstract  The capacitor current would be imbalanced under 
the conventional control strategy in the half-bridge three-level 
(HBTL) DC/DC converter due to the effect of the output 
inductance of the power supply and the input line inductance, 
which would affect the  This paper 
proposes a pulse-wide modulation (PWM) strategy composed of 
two operation modes for the HBTL DC/DC converter, which can 
realize the zero-voltage switching (ZVS) for the efficiency 
improvement. In addition, a capacitor current balancing control 
is proposed by alternating the two operation modes of the 
proposed ZVS PWM strategy, which can eliminate the current 
imbalance among the two input capacitors. Therefore, the 
proposed control strategy 
performance and reliability in: 1) reducing the switching losses 
and noises of the power switches; 2) balancing the thermal 
stresses and lifetimes among the two input capacitors. Finally, the 
simulation and experimental results are presented to verify the 
proposed control strategy. 
Keywords Capacitor current balance; DC/DC three-level 
converter; zero-voltage-switching (ZVS). 
I.  INTRODUCTION 
More and more researches focus on the high voltage 
DC/DC converter with high performance and high reliability. 
The three-level (TL) DC/DC converter is one of most 
attractive choices for the DC distribution systems with the 
high DC bus voltage [1-3] because the power switches in the 
TL converter only have to withstand half of the input voltage. 
The TL circuit structure was first applied into the DC/DC 
converter in [4], [5]. So far, many studies have been done 
based on the conventional TL circuit structure [6-9]. 
Reference [10] proposed a novel four-switch half-bridge three-
level (HBTL) DC/DC converter with zero-voltage-switching 
(ZVS) control strategy as shown in Fig. 1(a). In comparison 
with the conventional TL DC/DC converter, the four-switch 
HBTL converter only adds one DC-blocking capacitor but 
removes two clamped diodes. Therefore, the four-switch 
HBTL converter features with lower cost and more compact 
circuit structure, which makes it more suitable for the 
industrial applications. Due to these advantages, many studies 
have been done based on the four-switch HBTL converter [11-
14]. In [10], the currents through the two input capacitors in 
the four-switch HBTL converter are analyzed with the 
assumption that the input power supply is regarded as an ideal 
voltage source, which means that the input current can change 
abruptly in the switching period. However, in the real 
applications, there exist the output inductance of the input 
power supply and the inductance of the input line, which 
would avoid the abrupt changes of the input current in the 
switching period and thus result in the current imbalance 
among the two input capacitors in the four-switch HBTL 
converter. The capacitor current imbalance issue would affect 
the reliability of the converter in aspects of the imbalance of 
the thermal stresses and lifetimes among the two input 
capacitors. 
In this paper, a ZVS PWM strategy and a capacitor current 
balance control are proposed for the four-switch HBTL DC/DC 
converter. The proposed ZVS PWM strategy is composed of 
two operation modes with the same output performance, which 
efficiency. What is more, a capacitor current balancing control 
is proposed by alternating the two operation modes of the 
proposed ZVS PWM strategy to eliminate the current 
imbalance among the two input capacitors. Therefore, the 
proposed control strategy can reduce the switching losses and 
noises, balance the thermal stresses and lifetimes among the 
two input capacitors, and thus greatly improve the performance 
and reliability of the converter. Finally, the simulation and 
experimental results are presented to validate the proposed 
control strategy. 
The organization of this paper is as follows. Section II 
analyzes the capacitor current imbalance under the 
conventional control strategy. Section III presents the operation 
principles of the proposed ZVS PWM strategy and capacitor 
current balancing control. Section IV analyzes the 
characteristics and performances of the HBTL DC/DC 
converter under the proposed control strategy. Section V shows 
the simulation and experimental results to validate the 
proposed control strategy. Finally, Section VI summarizes the 
main contributions of this paper. 
II. ANALYSIS OF CAPACITOR CURRENT IMBALANCE 
Fig. 1 shows the circuit structure of the four-switch HBTL 
DC/DC converter and main operation waveforms under the 
conventional control strategy [10]. In the primary side, two 
input capacitors C1 and C2 are used to split the input voltage Vin 
into two voltages V1 and V2; S1 - S4 and D1 - D4 are power 
switches and diodes; Tr is the high frequency transformer 
(HFT); Lr is the leakage inductance of Tr; Cs1 - Cs4 are the 
parasitic capacitors of S1 - S4; Cb is the DC-blocking capacitor. 
In the secondary side, there are four rectifier diodes Dr1 - Dr4, 
one output filter inductor Lo, and one output filter capacitor Co. 
In Fig. 1(a), iin is the input current; ic1 and ic2 are the currents 
flowing through C1 and C2, respectively; ip is the current of the 
transformer Tr; iLo is the current through Lo; Vcb is the voltage 
on Cb; io and Vo are the output current and output voltage; Vab is 
the voltage between point a and b; n is the turns ratio of the 
transformer Tr. 
Vin
Tr Dr1
Dr2 Dr4
Dr3
S1
S2
S3
S4
Cb
C1
C2
Lo Co
a
b
ip
iLo
V1
V2
io
Vo
Vcb
ic1
ic2
iin
D1Cs1
D2Cs2
D3Cs3
D4Cs4
Lr
n:1
Vab
 
(a) 
t
iin
0
1
t
Vin/2 t
VinVab
t0
1
ip t
|io/n|
|io/n|
t
|iin|
ic2
|iin|+|io/n|
|io/n|-|iin|
tic1
|iin|
|io/n|-|iin|
|iin|+|io/n|
t0 t1 t2 t3 t4 t7 t8 t9 t10 t11 t12 t13t5 t6
dr4dr3
d1Tsd2Ts
dr4dr3
d1Ts
dr1 dr2 dr1dr2
d2Ts
 
(b) 
Fig. 1. (a) Circuit structure. (b) Conventional control strategy in [10]. 
Before discussing about the currents on the two input 
capacitors in the four-switch HBTL DC/DC converter, some 
assumptions are made as below: 1) the output filter inductor Lo 
is large enough to be considered as the current source; 2) the 
switches S1 - S4 and diodes D1 - D4 are ideal; 3) the input 
current iin is considered as a constant in the switching period 
due to the output inductance of the input power supply 
combined with the inductance of the input line. 
According to Fig. 1(b), ic1 and ic2 in one switching period 
namely Ts can be expressed as 
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According to Fig. 1(b), the primary current ip in one 
switching period Ts can be described as 
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Substituting (3) into (1) and (2), ic1 and ic2 in one switching 
period can be rewritten as 
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In the steady-state situation, the time intervals [t2 - t6] and 
[t9 - t12] are the same as shown in Fig. 1(b), which can be 
calculated by 
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According to (4) - (6), the root-mean-square (RMS) values 
of ic1 and ic2 under the conventional control strategy namely 
ic1_rms_c and ic2_rms_c can be calculated by (7) and (8). 
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From (7) and (8), it can be observed that ic1_rms_c and ic2_rms_c 
are different and ic2_rms_c is bigger than ic1_rms_c because d2 is 
bigger than d1 as shown in Fig. 1(b). This current imbalance 
among the two input capacitors could result in the different 
thermal stresses and lifetimes between the two input capacitors, 
which would affect the reliability. 
III. PROPOSED CAPACITOR CURRENT BALANCE CONTROL 
In this section, a capacitor current balancing control is 
proposed, which can not only achieve ZVS for the power 
switches but also eliminate the current imbalance among the 
two input capacitors. 
A. Proposed ZVS PWM Strategy 
Fig. 2 shows the proposed ZVS PWM strategy including 
two operation modes with same output characteristics, in which 
drv1 - drv4 are four driving signals of the power switches S1 - S4 
and d1 is the duty ratio in one switching period. In the operation 
mode I, the duty ratios of drv1 and drv3 are 0.5 and duty ratios of 
drv4 and drv2 are d1. On the contrary, the duty ratios of drv2 and 
drv4 are 0.5 and duty ratios of drv1 and drv3 are d1 in the 
operation mode II.  
Fig. 3 shows equivalent circuits to explain the operation 
principle of the operation mode I shown in Fig. 2(a). 
Stage 0 [before t0] During this stage, both S2 and S3 are on-
state, therefore the current ip flows through S2, S3, and Cb, the 
voltage Vab is 0 V. The power from Cb is transferred to the 
output through Tr, Dr2, and Dr3. 
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Fig. 2. Proposed ZVS PWM strategy. (a) Operation mode I. (b) Operation 
mode II. 
Stage 1 [t0-t1] At t0, the switch S2 is turned off. The 
capacitor Cs2 starts to charge, and the capacitor Cs1 begins to 
discharge. This stage finishes until Vcs2 increases Vin/2 and Vcs1 
decreases 0 V. 
Stage 2 [t1-t2] At t1, the voltage on Cs2 becomes zero and 
the diode D1 begins to conduct. The circuit operates in a free-
wheeling mode with the current ip flowing through Lr, D1, C1, 
S3, Cb, and Tr. During this stage, the current ip is kept at io/n. 
Stage 3 [t2-t3] At t2, the switch S3 is turned off. The 
capacitor Cs3 starts to charge, and the capacitor Cs4 begins to 
discharge. This stage finishes until Vcs3 increases to Vin/2 and 
Vcs4 decreases 0 V. The current ip starts to increase. 
Stage 4 [t3-t4] At t3, the voltage on Cs4 becomes zero and 
the diode D4 begins to conduct. The circuit operates in a free-
wheeling mode with the current ip flowing through Lr, D1, C1, 
C2, D4, Cb, and Tr. 
Stage 5 [t4-t5] At t4, the switches S1 and S4 are turned on at 
zero voltage. The current ip flows through Lr, S1, C1, C2, S4, Cb, 
and Tr. 
Stage 6 [t5-t6] At t5, the current ip increases to 0 A and 
continues to increase linearly, which means the direction of ip 
begins to change. 
Stage 7 [t6-t7] At t6, the currents ic1 and ic2 increases to 0 A, 
which means the directions of ic1 and ic2 begin to change. 
Stage 8 [t7-t8] At t7, the current ip increases to io/n, then the 
input power Vin begins to be transferred to the output through 
Tr1, Dr1, and Dr4. During this stage, ip is kept at io/n. 
Stage 9 [t8-t9] At t8, the switch S4 is turned off. The 
capacitor Cs4 starts to charge, and the capacitor Cs3 begins to 
discharge. This stage finishes until Vcs4 increases to Vin/2 and 
Vcs3 decreases to 0 V. 
Stage 10 [t9-t10] At t9, Vcs2 decreases to 0 V and diode D3 
begins to conduct. The circuit operates in a free-wheeling 
mode with the current ip flowing through D3, C1, S1, Lr, Tr, and 
Cb. 
Stage 11 [t10-t11] At t10, the switch S1 is turned off. The 
capacitorCs1 starts to charge, and the capacitor Cs2 begins to 
discharge. This stage finishes when Vcs1 increases to Vin/2 and 
Vcs2 decreases to 0 V. The current ip starts to decrease, and the 
current ic1 decreases to -iin. 
Stage 12 [t11-t12] At t11, the voltage on Cs2 becomes zero 
and diode D2 begins to conduct. The circuit operates in a free-
wheeling mode with the current ip flowing through D3, D2, Lr, 
Tr, and Cb. Both current ic1 and ic2 are -iin. 
Stage 13 [t12-t13] At t12, the switches S2 and S3 are turned 
on at zero voltage. The current ip would flow through S3, S2, 
Lr, Tr, and Cb. 
Stage 14 [t13-t14] At t13, the current ip decreases to 0 A and 
continues to decrease linearly, which means the direction of ip 
begins to change. 
Stage 15 [t14-t15] At t14, the current ip decreases to -io/n, 
then the power is transferred from Cb to the output through Tr, 
Dr2, and Dr3. During this stage, the current ip is kept at -io/n. 
At t15, the following work operation in the next cycle 
starts, which is same as the first switching period. The analysis 
of the operation mode II is similar as that of the operation 
mode I, which is not repeated here. 
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Fig. 3. Equivalent circuits under the operation mode I. (a) [before t0]. (b) [t0 - t1]. (c) [t1 - t2]. (d) [t2 - t3]. (e) [t3 - t4]. (f) [t4 - t5]. (g) [t5 - t6]. (h) [t6 - t7]. (i) [t7 - t8]. 
(j) [t8 - t9]. (k) [t9 - t10]. (l) [t10 - t11]. (m) [t11 - t12]. (n) [t12 - t13]. (o) [t13 - t14]. (p) [t14 - t15]. 
B. Proposed Capacitor Current Balance Control 
Based on the above analysis, the main difference between 
the operation mode I and II is that the RMS value of ic1 is 
bigger than that of ic2 in the operation mode I but the RMS 
value of ic1 is smaller than that of ic2 in the operation mode II. 
In order to balance these two currents ic1 and ic2, a capacitor 
current balance control is proposed by alternating the two 
operation modes. Fig. 4 shows the proposed control for 
balancing the currents on the two input capacitors, in which drv1 
- drv4 are four driving signals of the power switches S1 - S4 and 
d1 is duty ratio in one switching period. In the proposed 
capacitor current balancing control, the operation mode I is 
used for the first switching period and the operation mode II is 
used for the second switching period, which makes the currents 
on the two input capacitors are the same in every two switching 
periods as shown in Fig. 4. 
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Fig. 4. Proposed capacitor current balancing control. 
IV. CHARACTERISTICS AND PERFORMANCES UNDER THE 
PROPOSED CONTROL STRATEGY 
A. Output Characteristic 
If neglecting the duty ratio loss, the average output voltage 
Vo is 
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1
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Assuming that the DC-blocking capacitor is large enough 
to be considered as a voltage source, the voltage on the DC-
blocking capacitor is 
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Substituting (10) into (9), then the output voltage can be 
expressed by 
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The duty cycle loss in one switching period as shown in 
Fig. 4 can be given by 
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where dloss is the duty cycle loss. 
After considering the effect of duty cycle loss, the output 
voltage can be calculated by 
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B. ZVS Achievement Conditions 
Before discussing the ZVS achievement conditions under 
the proposed control strategy, one assumption is made that the 
parasitic capacitors of S1 - S4 are the same namely Cs. 
In the operation mode I, the energy E1 calculated by (14) is 
needed to ensure the switches S1 and S3 realizing zero-voltage 
switch-on. The energy to achieve zero-voltage switch-on for 
S1 and S3 is provided by both the output filter inductance and 
the leakage inductance. 
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The energy of the leakage inductance of the transformer is 
used to achieve zero-voltage switch-on of switches S2 and S4. 
Therefore, in order to achieve the zero-voltage switch-on of 
switches S2 and S4, (15) should be satisfied. 
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In the operation mode II, the analysis of the ZVS 
achievement conditions is similar to that in the operation mode 
I as above, which is not repeated here. 
The proposed capacitor current balance control operates by 
alternating the operation mode I and II, therefore the ZVS 
achievement conditions of the proposed capacitor current 
balance control is the combination of the ZVS achievement 
conditions of the operation mode I and II. In the first switching 
period, the energy from both the output filter inductance and 
leakage inductance of the transformer is provided for S1, S3 to 
realize the zero-voltage switch-on and the energy from the 
leakage inductance is provided for S2, S4 to achieve the zero-
voltage switch-on. In the second switching period, the ZVS 
achievement conditions are just contrary to that in the first 
switching period, which means the energy from both the output 
filter inductance and leakage inductance of the transformer is 
provided for S2, S4 to realize the zero-voltage switch-on and the 
energy from the leakage inductance is provided for S1, S3 to 
achieve the zero-voltage switch-on. 
C. Analysis of Input Capacitor Currents 
According to Fig. 4, the expressions of ic1 and ic2 in two 
switching periods can be given by 
0 2
2 10
1 10 15
15 22
22 29
                 [ ]
             [ ]
                 [ ]
             [ ]
                 [ ]
in
p in
c in
p in
in
i t t
i i t t
i i t t
i i t t
i t t
                       (16) 
0 8
8 16
2
16 24
24 29
              [ ]
                  [ ]
              [ ]
                  [ ]
p in
in
c
p in
in
i i t t
i t t
i
i i t t
i t t
                      (17) 
Because the frequency of the primary current ip is same as 
the switching frequency, ip in one switching period as shown 
in Fig. 4 can be given by. 
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Substituting (18) into (16) and (17), ic1 and ic2 can be 
expressed by 
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The time intervals [t2 - t7], [t10 - t14], [t16 - t21], and [t24 - t28] 
as shown in Fig. 4 can be described as 
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According to (19), (20) and (21), the RMS values of ic1 and 
ic2 under the proposed control namely ic1_rms_p and ic2_rms_p can 
be calculated as (22). 
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V. SIMULATION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
In order to verify the proposed control strategy, a 
simulation model is built, whose parameters are listed in 
Appendix. In the simulation, the input voltage Vin is 550 V, the 
output voltage Vo is 50 V, and the output power namely Po is 
1-kW. Figs. 5(a) and (b) show simulation results under the 
conventional control strategy and the proposed control 
strategy, respectively. 
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Fig. 5. Simulation results including Vin, ic1, ic2, ip, Vo, and io. (a) Conventional 
control strategy. (b) Proposed control strategy. 
Fig. 5(a) shows that ic1 and ic2 are different under the 
conventional control strategy, whose RMS values are 3.05 A 
and 5.11 A respectively. Under the proposed control strategy, 
the frequencies of ic1 and ic2 are twice of the switching 
frequency, ic1 and ic2 are the same, whose RMS values are both 
4.2 A, as shown in Fig. 5(b). In summary, the simulation 
results verify that the current imbalance among the two input 
capacitors C1 and C2 are effectively eliminated by utilizing the 
proposed control strategy. 
B. Experimental Verification 
A 1-kW 50 kHz prototype is built to verify the above 
theoretical analysis. The specifications of the built prototype 
are listed in Appendix. In the experiments, the output voltage 
Vo is 50 V, and the input voltage is 450 V - 550 V. The turns 
ratio of the transformer Tr is 25:8. SPW47N60C3 is adopted as 
the primary power switches. MBR40250TG is selected for the 
output rectifier diodes. The performances of the established 
prototype are shown in Figs. 6 and 7 under the working 
conditions that the input voltage Vin is 550 V and the output 
power Po is 1-kW. 
Figs. 6(a) and (b) show the currents ip, io and voltages Vin, 
Vo under the conventional and proposed control strategy, 
respectively. It can be seen that the primary currents ip are 
almost the same under the two control strategies. The 
frequencies of ic1 and ic2 under the proposed control strategy 
are twice of that under the conventional control strategy as 
marked in Fig. 7, which is consistent with the theoretical 
analysis. In addition, ic1 and ic2 are different under the 
conventional control strategy, whose RMS values are 3.16 A 
and 5.18 A respectively, as shown in Fig. 7(a). Therefore, the 
difference between ic1_rms_c and ic2_rms_c are 2.02 A. After using 
the proposed control strategy, ic1 and ic2 are almost the same 
and their RMS values are 4.36 A and 4.39 A, respectively, as 
shown in Fig. 7(b). 
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Fig. 6. Experimental results including Vin, Vo, io, and ip at Vin = 550 V and Po 
= 1-kW. (a) Conventional control strategy. (b) Proposed control strategy. 
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Fig. 7. Experimental results including Vab, ic1, and ic2 at Vin = 550 V and Po = 
1-kW. (a) Conventional control strategy. (b) Proposed control strategy. 
VI. CONCLUSIONS 
In this paper, a ZVS PWM strategy and a capacitor current 
balancing control is proposed for the four-switch HBTL 
DC/DC converter. The proposed ZVS PWM strategy 
composed of two operation modes can achieve the ZVS for 
the efficiency improvement. In addition, a capacitor current 
balance control is proposed by alternating the two operation 
modes of the proposed ZVS PWM strategy to eliminate the 
current imbalance among the two input capacitors. Therefore, 
the proposed control strategy can reduce the switching losses 
and noises, balance the thermal stresses and lifetimes among 
the two input capacitors, and thus improve the performance 
and reliability of the converter. Finally, the simulation and 
experimental results verify the proposed control strategy. 
APPENDIX 
TABLE I.  PARAMETERS OF THE SIMULATION MODEL AND 
EXPERIMENTAL PROTOTYPE 
Description Parameter 
Turns Ratio of Transformer Tr  25:8 
Leakage Inductances Lr (uH) 20.7 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductors Lo (uH) 140 
Input Capacitors C1 and C2 (uF) 14.4 
DC-blocking Capacitors Cb (uF) 12 
Switching Frequency (kHz) 50 
Dead Time (ns) 400 
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